Abstract: This paper presents a 12-bit 100 MS/s time-interleaved successive approximation register (SAR) ADC designed for intermediate frequency 3G receivers. The 12-bit 100 MS/s 2-channel ADC with voltage-controlled delay lines (VCDLs) based time-domain comparator is designed in 65 nm CMOS, single-channel 12-bit 50 MS/s pipelined SAR ADC consists of a 6-bit MDAC first stage and a 7-bit SAR ADC second stage, the operational amplifier is shared between the two channels for low power dissipation. A novel redundant SAR ADC used in the first stage is proposed to avoid comparator offset issue. Moreover, tri-level flash-SAR ADC is proposed and used in the second stage, the total unit capacitors to realize a 7-bit tri-level flash-SAR ADC are 50% of the conventional two's complement flash-SAR architecture. Simulation results in 65 nm CMOS process show that, the 12-bit 100 MS/s ADC achieves a signal-to-noise-and-distortion ratio (SNDR) of 73.32 dB (11.89 ENOB), a spurious free dynamic range (SFDR) of 90.65 dB with a 2.7 MHz input tone, while dissipating 10 mW from a 1.2 V supply.
Introduction
A typical ADC architecture operating at high sampling rate with high resolution is a pipeline ADC. Unfortunately, pipeline ADCs rely on several high-gain and high bandwidth operational amplifiers (OPAMPs) to achieve good performance. CMOS technology down-scaling results in low voltage swings and transistor intrinsic gain, which has made the design of OPAMPs difficult. Digital calibration schemes and Zero-Crossing-Based techniques have been proposed to overcome these limitations. Nevertheless, successive approximation register (SAR) converters have surpassed pipeline converters in terms of energy efficiency, but the SAR ADCs are limited in speed, N-bit SAR ADC needs (N + 1) clock periods to finish one conversion, moreover, the SAR ADC suffers from large input capacitance to achieve good matching. Pipelined SAR ADC exploits the high speed of a pipeline ADC and low power of a SAR ADC to achieve favorable power efficiency [1, 2] . Besides, technology scaling has enabled fast transistors while reducing supply voltage, which implies that scaling improves "time resolution", but degrades "voltage resolution", so it is meaningful to introduce low power time-mode technique into the pipelined SAR ADC. In this work, voltage-controlled delay lines (VCDLs) based time-domain comparator is used. To the best of our knowledge, pipelined SAR ADCs previously published are all based on voltage mode, it is the first time that low power time-mode technique is introduced to the pipelined SAR ADC to obtain further energy reductions. It is worth noting that to verify the effectiveness of this comparator, an experimental 12-bit 1 MS/s single-ended SAR ADC with this VCDL based high-speed time-domain comparator is implemented in 0.18 µm 1P6M CMOS with 1.3 V supply. In this paper, we presents the design and analysis of a 12-bit 100 MS/s 2-channel pipelined SAR ADC. Fig. 1 shows the block diagram of the 12-bit 100 MS/s 2-channel timeinterleaved SAR ADC, the OPAMP is shared between the two channels for low power dissipation. Single-channel 12-bit 50 MS/s pipelined SAR ADC consists of a 6-bit MDAC first stage and a 7-bit SAR ADC second stage. The flash sub-ADC of a conventional pipeline ADC is replaced by the 6-bit SAR sub-ADC. The first 6-bit SAR sub-ADC generates an initial coarse conversion result, the DAC which is inherently shared in the MDAC are then used to generate a residue, then the residue is amplified by a residue amplifier before being converted by the 7-bit flash-SAR in the second stage.
ADC architecture
3 The first stage MDAC architecture Fig. 2 shows the circuit details of the first stage 6-bit MDAC. The MDAC input sampling capacitors are also utilized by the SAR sub-ADC as its capacitor DAC, which means the SAR sub-ADC is integrated into the MDAC, the MDAC amplifies its residue, the output residue of the MDAC should have 7-bit accuracy, since the SAR sub-ADC has resolved 6 bits including 1 bit for redundancy.
There are two major differences between the traditional SAR ADC (Fig. 3 ) and proposed SAR ADC (Fig. 4) in MDAC: [3] , then the total capacitance of the MDAC is only half of the conventional MDAC, so the area and power reduction of the capacitor array is about twice. Moreover, the mismatch error at the conventional MSB transition can be avoided.
2) Transfer curve of conventional SAR ADC is shifted right by introducing It is worth noting that the transfer characteristic of conventional SAR ADC has a switching threshold at V in = 0. This is undesirable because it means that all of the ADC output bits are likely to change nearly simultaneously as the input signal makes a transition from a negative to positive value. This trait tends to result in a high degree of distortion and noise for small input signals that are biased closed to zero [4] . Moreover, the residue is in the range of Fig. 4 , while the conventional SAR ADC is shown in Fig. 3 . Since the ADC is fully differential, the operation of the positive and negative sides is complementary. For simplicity, only the positive side of the ADC operation is described below. During sampling, shown in Fig. 4 (a) , the top-plates of the differential capacitor arrays are shorted to common-mode voltage VCM, and the entire capacitor array stores the voltage VCM-VIN. During the MSB decision phase, in conventional SAR ADC (Fig. 3 (b) ), the MSB notifies whether the input is larger or smaller than 0, however, in this work, MSB notifies whether the input is larger or smaller than + Fig. 4 (b) ), all of the remaining decisions follow the same switching scheme, proceeding to smaller capacitors. After coarse conversion, the decoder controls the capacitors to generate corresponding residue, the residue function is the same as the conventional pipeline ADC.
The second stage flash-SAR ADC
As shown in Fig. 7 , the second stage 7-bit flash-SAR ADC consists of three main components: a 7-bit SAR ADC, a 3.5-bit flash ADC and a digital control block. There are three major differences between the proposed flash-SAR ADC and that in [5] : 1) In this work, the tri-level based flash-SAR architecture leads to a reduction by half of the number of unit capacitors used in the SAR ADC compared to that in [5] , owing to the additional common-mode voltage VCM.
2) Top-plate sampling is used in [5] , where the MSB does not need to be set. However, it is inevitable to implement complicated bootstrapped sampling switches and signal-dependent charge injection distortion is likely Fig. 7 . The Second stage 7-bit flash-SAR ADC to occur. In this work, the distributed bottom-plate sampling is used, so there is no signal dependent charge injection and bootstrapped switches are not necessary.
3) The architecture in [5] uses a segmented DAC consisting thermometer MSB capacitors and binary-weighted LSB ones. The thermometer codes of the 3.5-bit flash ADC are the control signals of the thermometer capacitors, which can prevent the decode logic to control first three MSBs in SAR ADC and save digital propagation delay. However, in this work, to simplify the layout routing and minimize the number of switches, 14-bit thermometer codes from 14 comparators of 3.5-bit flash ADC are processed by a decoder to generate control signals of the first three MSBs.
The architecture tolerates the offset of a comparator up to [− 
High-speed time-domain comparator
In conventional SAR ADC, the accuracy requirement of comparator is 12-bit, which is about 250 µV, while in this pipelined SAR ADC, 7-bit is sufficient for the accuracy requirement of comparator, which is about 8 mV, so the demand on comparator has been greatly relaxed. Moreover, the comparator offset is no longer an issue in the redundant pipelined-SAR ADC, while the conventional SAR ADC can not tolerate any comparator offset.
In this work, a high-speed time-domain comparator proposed in [6] is used. The time-domain comparator (TDC) consists of differential multistage VCDLs and a time-to-digital converter. As shown in Fig. 8 , the multistage VCDLs generate a delay difference proportional to the input voltage Fig. 8 . Schematic of VCDL based time-domain comparator proposed in [6] difference, the sensitivity of the comparator increases as the number of delay stages increases. Since the VCDLs generate a time difference proportional to the input voltage difference, a time-to-digital converter is responsible for converting the time difference into a digital code. Unlike the preamplifier in the conventional voltage comparator, the highly digital operation of VCDLs based time-domain comparator dissipates no static power. To improve the accuracy of comparator, 4-stage VCDLs are used in this work.
To verify the effectiveness of this comparator, an experimental 12-bit 1 MS/s single-ended SAR ADC with this VCDL based high-speed timedomain comparator is implemented in 0.18 µm 1P6M CMOS with 1.3 V supply. Fig. 9 shows the microphotograph of the test chip, in which the position of main circuit blocks is highlighted. A fast Fourier transform (FFT) of the ADC is shown in Fig. 10 , the ADC, at 12-bit, 1 MS/s, achieves a Nyquist SNDR of 40.05 dB (6.36 ENOB), an SFDR of 63.35 dB. Possible reasons for 2) comparator offset. Simulation results shown that when only 1% mismatch applied to the input transistors, SFDR drops by 8 dB with an ENOB loss of 1.4-bit with respect to the case where no mismatch existing in the input transistors, so the offset can indeed limit the dynamic performance of a high-accuracy ADC if one does not apply any special techniques to solve this problem.
3) capacitor mismatch. The static linearity of ADC is usually limited to around 10 bits in 0.18 µm due to technology limitations.
4) floating nodes of split DAC architecture. As shown in [9] , floating nodes of split DAC have great impact on the accuracy and linearity. 5) incomplete settling time. Although incomplete settling time always leads to performance deterioration, here, incomplete settling time may not be an issue, because the performance remains almost unaltered when we increase the power supply or lower the sampling rate.
The error sources described above are exploited to improve linearity of SAR ADC. Another 12-bit 100 kS/s differential time-domain SAR ADC with on-chip digital calibration technique to correct comparator offset and capacitor mismatch is designed in a 0.18 µm, 6M1P CMOS process. The combined capacitor-resistor network is used to take the place of split DAC so as to avoid the floating nodes. The micrograph of the entire ADC is shown in Fig. 11 . Measurement results in Fig. 12 show that, the ADC, at 12-bit, 100 kS/s, achieves a Nyquist SNDR of 68.74 dB (11.13 ENOB), an SFDR of 90.36 dB. To the best of our knowledge, 90.36 dB SFDR is the highest SFDR among all the time-domain SAR ADCs with 12-bit resolution.
The measurement results of 12-bit 100 kS/s differential SAR ADC show 
Simulation results
The pipelined SAR ADC is designed in a TSMC 65 nm CMOS process. The pre-simulated FFT spectrum of a 2.7 MHz input sampled at 100 MHz with 4096 bins is shown in Fig. 13 . 
Simulation results discussions
The linearity of conventional SAR ADC is limited by SAR ADC architecture, comparator offset and capacitor matching. First of all, in this work, the fullydifferential circuit structure is applied to achieve better common-mode noise rejection and less distortion, moreover, the differential architecture is highly beneficial for robustness. The DAC choice is tri-level based binary weighted capacitor network. The alternative split DAC or C-2C ladder structures are not of interest here owing to floating nodes which strongly influence the accuracy and linearity. By taking one-bit for redundancy in the first stage SAR ADC, the offset of a comparator offset up to ± On the other hand, the stage resolution (6∼7 bits) are relatively low compared to 12-bit resolution, which provides the opportunity to minimize the capacitor sizes, resulting in compact design, layout and smaller area. In a conclusion, comparator offset and capacitor mismatch are no longer bottlenecks of SAR ADC.
However, time interleaved ADCs introduce a new set of problems. Each channel ADC operates with a sampling frequency of 50 MHz, variations among the individual ADCs in a time-interleaved system lead to inaccurate sampling and spurious tones will appear in the spectrum. One source of error in time interleaved ADCs is timing mismatch, which is mainly caused by signal path length differences. Timing mismatch for the 12-bit 100 MS/s ADC must be smaller than 1.6 ps with Nyquist input frequency. In fact, 1.6 ps should not have been difficult if a careful layout is applied to ensure that the clock signal and input signal travel uniform distances to each converter.
Other sources of error in time interleaved ADCs are offset and gain mismatch. Although these offset and gain non-uniformities can cause spurious components in the spectrum, uncomplicated calibration techniques exist to reduce their effects because it is simple to extract the gain and offset mismatch from the measured data by determining the mean value and gain for each channel.
Considering reasonable process deviation, about 1/1000 of gain mismatch and offset mismatch can be artificially applied to the two channels. As expected, the Fourier transform in Fig. 14 shows that one additional spurious peak is centered at fs/2-fin in the case of gain mismatch, whereas another spurious peak caused by offset mismatch is centered at fs/2, where fin is the 2.7 MHz input signal frequency and fs is the 100 MHz sampling frequency of the overall architecture. The idea for estimation of the offset errors is that the mean value of the output from each ADC corresponds to the respective offset errors. The offset in each channel is cancelled in the digital domain by subtracting the mean code [7] . Besides, to divide by the gain of each chan- nel, the gain mismatch is cancelled in the digital domain [8] . The calibration improves the SNDR from 62.6 dB (10.11 ENOB) to 69.1 dB (11.19 ENOB) and SFDR from 64.2 dB to 81.21 dB. In a conclusion, the timing, offset and gain mismatches are the three important error sources for the time interleaved ADC [10] . Variations between the individual ADCs in a time-interleaved system are the root cause of these three error sources, which may have much greater impact on analog components than digital components. In time-domain pipelined SAR ADC, the only analog component is the residue OPAMP, which is shared by the two channels, so the robustness of this architecture has been greatly improved. Furthermore, there are only two channels, symmetry in layout design for two channels is not difficult to realize.
Conclusion
A new 12-bit 100 Ms/s pipelined-SAR ADC with voltage-controlled delay lines (VCDLs) based high-speed time-domain comparator is presented. The 12-bit SAR ADC is divided into 6-bit (first stage) and 7-bit (second stage) SAR ADC, a large resolution in the first stage of the pipelined SAR ADC helps decrease the total power consumption of the ADC. Translation transfer function method of SAR ADC is proposed to maintain sufficient tolerance of the comparator offset. The second stage uses a tri-level based flash-SAR, the total capacitance of the tri-level based flash-SAR is only half of the conventional flash-SAR. Simulation results in 65 nm CMOS process show that, the 12-bit 100 MS/s ADC achieves a signal-to-noise-and-distortion ratio (SNDR) of 73.32 dB (11.89 ENOB), a spurious free dynamic range (SFDR) of 90.65 dB with a 2.7 MHz input tone, while dissipating 10 mW from a 1.2 V supply.
